Lead custom analog and mixed-signal IC layout, including ADCs, DACs, RF components, floorplans, and block-level designs. Minimize parasitic effects through matching, noise isolation, and advanced layout techniques. Ensure compliance with process design rules and foundry specifications, collaborate on manufacturing issue resolution, and develop automation scripts for repetitive layout tasks. The role requires Cadence expertise, post-layout simulation experience, and advanced-node experience below 28nm.
This is a remote position.
ROLE DETAILS :
Industry: manufacturer of Microprocessors with embedded AI
Location : Remote EU or France (Paris) with occasional travel to Head Office
Markets : Worldwide/Internationational
Minimum expérience : 3 years
Environnement :
Cadence tools : Virtuoso and other tools from the Cadence suite
Fine Element analysis tools like Altair SImSolid, Ansys Mechanical, HyperWorks, Femap, ANSYS, Abaqus, Patran, SimScale.
Techniques : Layout automation, Analog layout, analog and mixed-signal circuits, floorplans, block-level layouts, process design rules, ADC Layout, DAC Layout,
Languages : English (mandatory), French is a plus but not mandatory
Your manager : the R&D Director
MISSIONS
As a Layout Engineer within the Analog IC team you will :
Lead the layout of custom ICs and analog components while developing automation tools.
Design and implement custom layouts for analog and mixed-signal circuits, including custom analog and RF components, while minimizing parasitic effects to enhance the DC and AC precision of analog signals.
Create floorplans and block-level layouts for high-performance analog systems.
Ensure alignment with process design rules and foundry specifications.
Collaborate with foundry engineers to resolve layout-related issues during manufacturing.
Develop and utilize custom scripts or tools to efficiently automate repetitive layout tasks.
Profil
Extensive experience with the physical layout of ADCs, DACs, and other mixed-signal components.
Demonstrated success in completing complex layouts across various node sizes.
In-depth expertise in analog layout techniques, including device matching, parasitic minimization, and noise isolation strategies.
Proficiency with Cadence tools.
Experience in post-layout simulation using FEM tools.
Experience with layout automation is a plus.
Experience in Advanced node required (<28nm),
experience in GF 22FDX is highly valued.
Informations contractuelles
Role type : Permanent. EU remote or based in France with occasional travel to the head office in Paris (1 x every 6 or 8 weeks).
Evolution : Lead and management positions as the company grows
Recruitment process :
1st culture fit interview with a team member
2nd technical interview to assess technical knowledge
Written technical test
Invitation to visit the office and discuss an offer
Similar Jobs
Information Technology
Lead full-chip and transistor-level RF/mixed-signal layout for RFID and reader ICs, own floorplanning and tapeout readiness, coordinate cross-functional teams, perform DRC/LVS/DFM/EMIR reviews, mentor layout engineers, and drive layout methodology and foundry integration through production tape-outs.
Top Skills:
Cadence VirtuosoDfmDrcErcLvsPvsSiemens CalibreTapeout FlowsTop-Down Bottom-Up (Tdbu)
Fintech • Payments • Software
Build and manage education-sector client relationships through the full sales cycle, from prospecting and lead generation to closing. Develop new-business pipelines, communicate the company’s value proposition, achieve revenue quotas, and conduct consultative product demonstrations. Collaborate with product, technical, operations, and marketing teams to support solution delivery and implementation. Conduct market research, manage multiple projects, and grow new accounts across the Americas.
Top Skills:
CRMSaaSSalesforce
.png)
Consumer Web • eCommerce • Machine Learning • Software • Sports • Analytics
Build and deploy end-to-end AI solutions embedded within business teams. Identify high-value problems, rapidly prototype agentic applications, integrate AI with business workflows, and measure business impact. Partner with principal engineers and platform teams on architecture, drive stakeholder adoption, communicate across technical and business audiences, and mentor earlier-career builders. The role requires hands-on full-stack prototyping, API integration, production deployment, and ownership from discovery through adoption.
Top Skills:
Ai Orchestration PlatformsAPIsClaudeOpenai
What you need to know about the Chicago Tech Scene
With vibrant neighborhoods, great food and more affordable housing than either coast, Chicago might be the most liveable major tech hub. It is the birthplace of modern commodities and futures trading, a national hub for logistics and commerce, and home to the American Medical Association and the American Bar Association. This diverse blend of industry influences has helped Chicago emerge as a major player in verticals like fintech, biotechnology, legal tech, e-commerce and logistics technology. It’s also a major hiring center for tech companies on both coasts.
Key Facts About Chicago Tech
- Number of Tech Workers: 245,800; 5.2% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: McDonald’s, John Deere, Boeing, Morningstar
- Key Industries: Artificial intelligence, biotechnology, fintech, software, logistics technology
- Funding Landscape: $2.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Pritzker Group Venture Capital, Arch Venture Partners, MATH Venture Partners, Jump Capital, Hyde Park Venture Partners
- Research Centers and Universities: Northwestern University, University of Chicago, University of Illinois Urbana-Champaign, Illinois Institute of Technology, Argonne National Laboratory, Fermi National Accelerator Laboratory
