EnCharge AI Logo

EnCharge AI

Senior Physical Design Engineer

Reposted 14 Days Ago
Remote
Hiring Remotely in United States
10-10 Annually
Senior level
Remote
Hiring Remotely in United States
10-10 Annually
Senior level
Seeking a Senior Physical Design Engineer with expertise in chip-level implementation, EDA tools, and low-power design to enhance AI hardware capabilities.
The summary above was generated by AI

EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems.

About the Role

We are seeking a highly experienced Senior Physical Design Engineer with a strong background in chip-level implementation and EDA tools. The ideal candidate will have deep expertise in physical design, timing closure, and low-power design.

Qualifications

  • 10+ years of experience in physical design (excluding other areas such as logic design or CAD).

  • Strong understanding of EDA implementation for chip design, with hands-on experience in Cadence tools (must-have).

  • Strong knowledge of timing concepts and timing closure techniques for chip design.

  • Experience with both top-level and block-level physical design is required; experience with hierarchical floorplanning is a plus.

  • Proficiency in low-power design concepts and debugging is necessary.

  • Experience with EM/IR checks, debugging, and issue resolution, including power grid verification, is required.

  • Strong scripting skills in TCL or Python for automation are important.

  • Understanding of process concepts is needed for physical verification as part of routing tasks.

  • Experience with physical design methodology and flow setup is preferred; this role will involve advanced flow evaluations.

  • Additional experience in areas such as PDK management or foundry tapeout processes is a plus,


Similar Jobs

21 Days Ago
In-Office or Remote
CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Build and maintain automation flows and methodologies for VLSI interposer design. Develop tools and applications (Python/C++) to construct, analyze, and validate interposer designs, improve designer workflows, and integrate AI/ML-assisted techniques into EDA environments.
Top Skills: Ai/MlC++EdaLlmsPython
14 Days Ago
In-Office or Remote
CA, USA
230K-323K Annually
Senior level
230K-323K Annually
Senior level
Aerospace
Lead RTL-to-GDS physical implementation of SoCs for space applications, perform signoff closure (STA, PV, LEC, EM/IR), debug timing, integrate mixed-signal verification, develop PV runsets and flow automation, implement DFT, collaborate with front-end and analog teams, interface with foundries, and support post-silicon validation.
Top Skills: 3D PackagingAdvanced Process Nodes (16Nm And Below)CadenceChipletsDesign For Test (Dft)Electromigration/Ir Analysis (Em/Ir)Erc)High-Speed Digital Design (>1Ghz)Logic Equivalence Checking (Lec)LvsMakefilesPhysical Verification (DrcPythonRadiation-Hardened Design MethodologiesRtl-To-Gds FlowSiemens (Mentor)Static Timing Analysis (Sta)SynopsysTcl
22 Days Ago
Remote
United States
170K-250K Annually
Senior level
170K-250K Annually
Senior level
Defense • Manufacturing
Lead full physical design flow for complex SoC blocks and top-level integration from synthesis to GDSII. Drive timing closure, PPA optimization, physical sign-off (DRC/LVS, IR drop, EM), ECOs and tapeout. Collaborate with front-end, verification, DFT, packaging teams and external vendors, develop automation and methodology, and support products through production and spaceflight.
Top Skills: 2.5D Packaging3D PackagingCadence InnovusChip-Package Co-DesignCpfCtsDftDrcEco ImplementationEm AnalysisFinfetFloorplanningFusion CompilerGate-All-AroundGdsiiIr Drop AnalysisLvsPhysical VerificationPlace And RouteScripting/AutomationStaSynopsys Icc2SynthesisTsmc Sign-OffUpf

What you need to know about the Chicago Tech Scene

With vibrant neighborhoods, great food and more affordable housing than either coast, Chicago might be the most liveable major tech hub. It is the birthplace of modern commodities and futures trading, a national hub for logistics and commerce, and home to the American Medical Association and the American Bar Association. This diverse blend of industry influences has helped Chicago emerge as a major player in verticals like fintech, biotechnology, legal tech, e-commerce and logistics technology. It’s also a major hiring center for tech companies on both coasts.

Key Facts About Chicago Tech

  • Number of Tech Workers: 245,800; 5.2% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: McDonald’s, John Deere, Boeing, Morningstar
  • Key Industries: Artificial intelligence, biotechnology, fintech, software, logistics technology
  • Funding Landscape: $2.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Pritzker Group Venture Capital, Arch Venture Partners, MATH Venture Partners, Jump Capital, Hyde Park Venture Partners
  • Research Centers and Universities: Northwestern University, University of Chicago, University of Illinois Urbana-Champaign, Illinois Institute of Technology, Argonne National Laboratory, Fermi National Accelerator Laboratory

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account