Graphcore Logo

Graphcore

Senior Signal Integrity Engineer

Posted 11 Days Ago
Be an Early Applicant
Hybrid
Austin, TX
Senior level
Hybrid
Austin, TX
Senior level
Lead end-to-end signal integrity analysis and optimization for blade- and rack-level high-speed compute platforms. Perform SI/PI simulations and hands-on lab validation (VNA, TDR, BERT, oscilloscopes), correlate measurements with simulations, debug margin gaps, and collaborate with silicon, package, board, connector, cable, ODMs and vendors to improve I/O channel performance and produce technical validation reports.
The summary above was generated by AI

 

About the Role

We are seeking a Senior Signal Integrity Engineer to develop, validate, and optimize high-speed signaling solutions across blade- and rack-level architectures for advanced compute platforms. This role sits at the intersection of silicon, package, interconnect, board, and system design, with a strong emphasis on hands-on measurement, simulation correlation, and cross-functional technical communication.

Key Responsibilities

  • End-to-end signal integrity analysis for blade- and rack-level system architectures.
  • Analyze and optimize high-speed and low-speed I/O interfaces, including PCIe Gen4/5/6, Ethernet, DDR, SerDes, SPI, I2C, etc. and related interconnects.
  • Perform time-domain and frequency-domain simulations using tools such as Ansys HFSS, Keysight ADS, Cadence Sigrity, CST, SPICE, or similar.
  • Support hands-on lab validation using VNA, TDR, BERT, and high-speed oscilloscopes.
  • Correlate simulation results with lab measurements to identify margin gaps, debug issues, and improve design methodology.
  • Collaborate with silicon, package, board, connector, cable, and system design teams to optimize I/O channel performance.
  • Work with interconnect vendors and ODMs to guide board layout, stack-ups, routing rules, and system design decisions.
  • Review schematics, layouts, simulation results, and validation data for blade, backplane, and rack-level hardware.
  • Prepare and communicate clear validation reports, measurement summaries, debug findings, and technical recommendations to internal teams, vendors, and senior technical stakeholders.

Required Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • Strong experience in signal integrity for high-speed digital systems.
  • Hands-on measurement expertise using VNAs, TDRs, BERTs, and high-speed oscilloscopes.
  • Experience measuring and analyzing S-parameters, impedance profiles, eye diagrams, jitter, timing margins, insertion loss, return loss, and crosstalk.
  • Knowledge of high-speed interfaces such as PCIe Gen4/5/6, Ethernet, DDR, SerDes, and related I/O technologies.
  • Experience with SI/PI simulation tools such as HFSS, ADS, Sigrity, CST, SPICE, or equivalent.
  • Ability to correlate lab measurements with simulations and use data to guide design decisions.
  • Strong communication skills, including the ability to produce clear validation reports, present technical findings, and work effectively across multi-functional engineering teams.

Preferred Qualifications

  • Experience in hyperscale, data center, cloud infrastructure, or advanced compute hardware environments.
  • Experience with blade, backplane, board-to-board, cable, or rack-level interconnect architectures.
  • Knowledge of thermal and mechanical considerations that impact SI/PI performance.
  • Experience with calibration, de-embedding, fixture design, lab automation, or measurement methodology development.
  • Experience using Python, MATLAB, or similar scripting languages for simulation automation, measurement automation, and data analysis.

Tools / Technologies

Measurement: VNA, TDR, BERT, high-speed oscilloscopes
Simulation: Ansys HFSS, Keysight ADS, Cadence Sigrity, CST, SPICE
Interfaces: PCIe Gen4/5/6, Ethernet, DDR, SerDes, SPI, high-speed interconnects
Analysis: S-parameters, eye diagrams, jitter, timing margins, impedance control, crosstalk, insertion loss, return loss, de-embedding, measurement-to-simulation correlation

Why Join Us

This is an opportunity to work on complex, high-performance compute platforms while partnering with experienced technical leaders, ODMs, and interconnect vendors. You will play a key role in defining, measuring, validating, and optimizing next-generation system-level I/O performance.

USA Benefits
In addition to a competitive salary, Graphcore offers flexible working and a comprehensive benefits package designed to support your health, wellbeing and financial future. Our benefits include medical, dental and vision coverage, Flexible Spending Accounts (FSAs), Health Savings Accounts (HSAs), disability and life insurance, a 401(k) retirement plan, commuter benefits, wellness services and an Employee Assistance Programme (EAP). We welcome people of different backgrounds and experiences; we're committed to building an inclusive work environment that makes Graphcore a great home for everyone. We offer an equal opportunity process and understand that there are visible and invisible differences in all of us. We can provide a flexible approach to interview and encourage you to chat to us if you require any reasonable adjustments.


Similar Jobs at Graphcore

Yesterday
Hybrid
Senior level
Senior level
Artificial Intelligence • Semiconductor
Lead validation of board and multi-board hardware from prototype through production by defining validation strategies, executing electrical/functional/system tests, driving root-cause analysis, building and mentoring a validation team, and improving validation tooling, automation, and data analysis to meet product release goals.
Top Skills: Automated Hardware Regression TestingDashboardsData PipelinesDdrOscilloscopesPciePower AnalyzersSerdesSpectrum Analyzers
4 Hours Ago
Hybrid
162K-219K Annually
Senior level
162K-219K Annually
Senior level
Artificial Intelligence • Semiconductor
The role involves leading the bring-up and characterisation of silicon devices, executing tests, and liaising with engineering teams to ensure correct operation under all conditions.
Top Skills: DdrEthernetJmpPciePython
4 Hours Ago
Hybrid
198K-268K Annually
Mid level
198K-268K Annually
Mid level
Artificial Intelligence • Semiconductor
The engineer will create and execute plans for silicon device characterisation, liaise with engineering teams, and automate testing processes while producing detailed reports.
Top Skills: DdrEthernetJmpPciePython

What you need to know about the Chicago Tech Scene

With vibrant neighborhoods, great food and more affordable housing than either coast, Chicago might be the most liveable major tech hub. It is the birthplace of modern commodities and futures trading, a national hub for logistics and commerce, and home to the American Medical Association and the American Bar Association. This diverse blend of industry influences has helped Chicago emerge as a major player in verticals like fintech, biotechnology, legal tech, e-commerce and logistics technology. It’s also a major hiring center for tech companies on both coasts.

Key Facts About Chicago Tech

  • Number of Tech Workers: 245,800; 5.2% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: McDonald’s, John Deere, Boeing, Morningstar
  • Key Industries: Artificial intelligence, biotechnology, fintech, software, logistics technology
  • Funding Landscape: $2.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Pritzker Group Venture Capital, Arch Venture Partners, MATH Venture Partners, Jump Capital, Hyde Park Venture Partners
  • Research Centers and Universities: Northwestern University, University of Chicago, University of Illinois Urbana-Champaign, Illinois Institute of Technology, Argonne National Laboratory, Fermi National Accelerator Laboratory

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account