Micron Technology Logo

Micron Technology

SoC Static Timing Analysis (STA) Engineer, HBM

Reposted 19 Days Ago
Be an Early Applicant
In-Office
Folsom, CA
199K-347K Annually
Expert/Leader
In-Office
Folsom, CA
199K-347K Annually
Expert/Leader
Lead chip-level static timing analysis and sign-off for next-generation HBM products, driving timing closure across modes/corners. Develop and validate SDC constraints, perform MMMC and signal integrity analysis, automate STA flows with Python/Tcl, correlate post-silicon timing, and integrate AI-enabled timing methodologies while coordinating with RTL, physical design, DFT, and product teams.
The summary above was generated by AI
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
As a Static Timing Analysis (STA) Engineer, you will be part of the Heterogeneous Integration Group (HIG), owning chip-level timing sign-off for next-generation HBM products. You will work closely with RTL design, physical design, architecture, DFT, verification, and product teams to ensure timing
integrity and drive timing closure across all modes and corners from initial design through tape-out. You will also lead the effort to enable and integrate AI-driven tools and AI-enabled workflows into the team's methodologies.
This is a hands-on senior technical role for someone passionate about chip-level STA ownership, constraint authoring, timing closure, methodology development, and pre-/post-silicon timing correlation.
Key Responsibilities will include, but are not limited to:
  • Drive development of AI-hardware for next-gen LLM workloads, applying knowledge of gen-AI to drive AI-enabled timing closure methods.
  • Own end-to-end chip-level static timing analysis and sign-off across all checks, modes, corners, and voltage and temperature conditions.
  • Develop, maintain, and validate sign-off quality Synopsys Design Constraints (SDC) for clocks, resets, high-bandwidth memory (HBM) interfaces, design for test (DFT), and configuration logic.
  • Drive timing closure at block, subsystem, and full-chip levels through critical path analysis, engineering change orders (ECOs), and close
  • collaboration with physical design on placement, clock tree synthesis, and routing.
  • Perform multi-mode, multi-corner (MMMC) analysis including clock domain crossing timing, on-chip variation (OCV, AOCV, POCV), and advanced-node timing methodologies.
  • Lead signal integrity and crosstalk analysis, identify noise-induced timing issues, and partner with physical design teams on mitigation strategies.
  • Build and maintain static timing analysis automation and flows using Python and Tcl for reporting, regression tracking, quality of results dashboards, and sign-off readiness.
  • Conduct post-silicon timing correlation and develop organization-wide static timing analysis methods. Define sign-off standards, timing closure guidelines, readiness reviews, and tape-out sign-off gates. Communicate timing status, risks, and closure plans clearly to design leads and senior management.

Minimum Qualifications:
  • 15+ years of hands-on experience owning chip-level static timing analysis and full timing sign-off on multiple tape-outs at 5nm or below.
  • Deep expertise with industry-standard static timing analysis tools such as Synopsys PrimeTime and/or Cadence Tempus.
  • Expert understanding of advanced timing concepts including multi-mode multi-corner analysis, on-chip variation, signal integrity, and power-aware timing.
  • Proven ability to develop and manage complex hierarchical SDC constraints for large systems on chip with multiple clock and power domains.
  • Proficiency in Python and/or Tcl scripting for timing flow automation, constraint management, and quality of results reporting.

Preferred Qualifications:
  • Experience with high-bandwidth memory (HBM), dynamic random-access memory (DRAM), or memory-centric system-on-chip designs.
  • Exposure to design for test timing, including scan, memory built-in self-test (MBIST), and Joint Test Action Group (JTAG) interfaces.
  • Experience with chiplet-based or three-dimensional integrated circuit designs and die-to-die interface timing methodologies.

The US base salary range that Micron Technology estimates it could pay for this full-time position is:
$199,000.00 - $347,000.00 a year
Additional compensation may include benefits, bonuses and equity.
Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Similar Jobs at Micron Technology

3 Hours Ago
In-Office
143K-288K Annually
Senior level
143K-288K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Own and execute a global strategic account plan for a major OEM. Build senior-level customer relationships and a global relationship map. Manage multi-product opportunity pipeline with accurate forecasting and CRM discipline. Deliver quarterly revenue, margin, and TAM share targets. Identify and develop new strategic sales opportunities and influence cross-functional teams. Leverage AI tools to enhance account strategy and execution.
Top Skills: Artificial IntelligenceMS OfficeSalesforce
3 Hours Ago
In-Office
116K-246K Annually
Senior level
116K-246K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Design and optimize NAND flash array circuits and waveforms; perform schematic, block-level, subsystem and full-chip simulations; lead layout implementation and parasitic extraction; collaborate with firmware, analog, validation, and manufacturing teams; develop Python automation and AI-assisted EDA utilities; evaluate die size, power, and reliability tradeoffs and produce documentation.
Top Skills: AIBashCadenceCsvDrcEda EnvironmentsFast SpiceHspiceJSONLinux/UnixLvsPythonSpice SimulatorSqliteTclVerilogVersion Control
3 Hours Ago
In-Office
113K-242K Annually
Entry level
113K-242K Annually
Entry level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Identify enterprise AI opportunities, evaluate emerging models and platforms, build prototypes and proofs-of-concept, quantify business value, and present recommendations to technical and executive stakeholders to drive AI adoption across the company.
Top Skills: Ai AgentsAnthropicAzure AiData AnalyticsGenerative AiGoogle AiLarge Language Models (Llms)Machine LearningMicrosoft CopilotOpenaiPython

What you need to know about the Chicago Tech Scene

With vibrant neighborhoods, great food and more affordable housing than either coast, Chicago might be the most liveable major tech hub. It is the birthplace of modern commodities and futures trading, a national hub for logistics and commerce, and home to the American Medical Association and the American Bar Association. This diverse blend of industry influences has helped Chicago emerge as a major player in verticals like fintech, biotechnology, legal tech, e-commerce and logistics technology. It’s also a major hiring center for tech companies on both coasts.

Key Facts About Chicago Tech

  • Number of Tech Workers: 245,800; 5.2% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: McDonald’s, John Deere, Boeing, Morningstar
  • Key Industries: Artificial intelligence, biotechnology, fintech, software, logistics technology
  • Funding Landscape: $2.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Pritzker Group Venture Capital, Arch Venture Partners, MATH Venture Partners, Jump Capital, Hyde Park Venture Partners
  • Research Centers and Universities: Northwestern University, University of Chicago, University of Illinois Urbana-Champaign, Illinois Institute of Technology, Argonne National Laboratory, Fermi National Accelerator Laboratory

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account