EnCharge AI Logo

EnCharge AI

Staff / Senior Staff CAD & Methodology Engineer (Digital Implementation & Signoff)

Posted 21 Days Ago
In-Office or Remote
Hiring Remotely in Santa Clara, CA
Senior level
In-Office or Remote
Hiring Remotely in Santa Clara, CA
Senior level
Lead development and optimization of a highly automated RTL-to-GDSII and timing signoff flow. Own Innovus methodology and Tempus STA integration, reduce turnaround time with Python/Tcl automation, interface with Cadence, debug tool/database issues, and mentor PD and timing teams to ensure robust, high-performance physical implementation for AI accelerators.
The summary above was generated by AI

EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems.

We are an ambitious AI hardware startup building next-generation accelerators with massive compute density. To achieve aggressive Power, Performance, and Area (PPA) targets on accelerated tapeout schedules, we require a robust, highly automated, and heavily optimized physical implementation and signoff flow.
 
The Role
As a Staff / Senior Staff CAD & Methodology Engineer, you will be the resident expert in Innovus and Tempus, responsible for developing, debugging, and continually accelerating our RTL-to-GDSII and timing signoff flows. You will work closely with Physical Design and STA leads to eliminate bottlenecks, automate manual tasks, and push the limits of EDA capabilities at advanced process nodes.
 
Key Responsibilities
  • Flow Architecture & Automation: Architect, develop, and maintain a highly automated, robust, and scalable physical design and signoff flow from synthesis through GDSII, optimized for AI accelerator architectures.
  • Innovus Methodology: Drive advanced physical design methodologies in Cadence Innovus. Optimize recipes for floorplanning, placement, Clock Tree Synthesis (CTS), routing, and power grid implementation to squeeze out maximum PPA.
  • Tempus Signoff Integration: Own the STA and timing signoff methodology using Cadence Tempus. Implement and optimize Distributed Multi-Scenario Analysis (DMSA), advanced OCV methodologies, and automated Tempus ECO flows to ensure rapid timing closure.
  • Turnaround Time (TAT) Reduction: Identify inefficiencies in the daily execution of block and top-level implementation. Develop Python and Tcl-based automation, database parsers, and custom utilities to drastically reduce tool runtime and engineering debug time.
  • Tool & Vendor Interface: Act as the primary technical liaison with Cadence. Drive tool evaluations, beta testing of new features, and resolution of critical tool bugs or limitations to ensure continuous flow stability.
  • Mentorship & Support: Serve as the final escalation point for the PD and Timing teams regarding flow-related issues. Document methodologies clearly and mentor junior engineers on tool usage and flow mechanics.
Requirements & Qualifications
  • Experience: 9 to 14 years of industry experience in ASIC/SOC physical design, with a primary focus on CAD, TFM (Tools, Flows, and Methodology), or flow automation.
  • Cadence Mastery:
    • Deep, production-proven expertise with Cadence Innovus (Implementation) and Cadence Tempus (Signoff STA).
    • Strong understanding of internal tool mechanics, database access commands (dbGet), and advanced tool configuration.
  • Scripting & Software Skills: Expert-level proficiency in Tcl and Python. Strong background in Makefile generation, shell scripting, and version control (Git/Perforce).
  • Domain Knowledge: Thorough understanding of deep sub-micron physical design concepts (advanced node DRCs, cross-talk, electromigration, IR drop) and the theoretical foundations of Static Timing Analysis.
  • Startup Mindset: Ability to thrive in a fast-paced, dynamic environment where flow requirements evolve rapidly as the architecture matures.
  • Education: Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, Computer Engineering, or a related discipline.

Similar Jobs

37 Minutes Ago
Remote or Hybrid
United States
130K-160K Annually
Senior level
130K-160K Annually
Senior level
Enterprise Web • HR Tech • Information Technology • Software • Cybersecurity
Sell Immersive's cyber resilience SaaS to large enterprise clients in the US East region, acquire net-new flagship accounts, retain and grow account value, coordinate with marketing, pre-sales, channel partners and customer success, and represent the company at industry events.
An Hour Ago
Remote or Hybrid
United States
98K-165K Annually
Senior level
98K-165K Annually
Senior level
Artificial Intelligence • Cloud • Sales • Security • Software • Cybersecurity • Data Privacy
Lead end-to-end execution of a 12+ initiative product security program, managing cross-team dependencies, vendor procurement, BAU security operations, and executive reporting. Maintain roadmap and tracking in Jira/Confluence, drive procurement/POCs, produce executive-ready metrics, and establish program cadence to ensure timely remediation and predictable delivery.
Top Skills: Ai And Machine LearningCi/CdCloud-Native SecurityConfluenceDevsecopsIdentity And Access Management (Iam)JIRAScmVulnerability Management
An Hour Ago
Remote
USA
200K-250K Annually
Senior level
200K-250K Annually
Senior level
Artificial Intelligence • Machine Learning • Natural Language Processing • Software • Conversational AI
Build and scale Deepgram's federal partner network by owning strategy and execution for SI/prime and hyperscaler alliances. Drive sell-to/sell-through/sell-with motions, create joint solutions, enable partners at scale, instrument partner-sourced/influenced pipeline, and deploy AI-native automations to operate at scale. Represent Deepgram externally and coordinate cross-functionally to accelerate partner-driven revenue.
Top Skills: Agentic AiAgentsAws Connect GovcloudCio-Sp3CRMDeepgramDod Impact LevelFedrampGenesys GovernmentGovcloudGsa MasGwacsLlmsNasa SewpNiceRetrieval Augmented Generation (Rag)Sam.GovServicenow FederalSlackSpeech-To-Text (Stt)Text-To-Speech (Tts)Usaspending

What you need to know about the Chicago Tech Scene

With vibrant neighborhoods, great food and more affordable housing than either coast, Chicago might be the most liveable major tech hub. It is the birthplace of modern commodities and futures trading, a national hub for logistics and commerce, and home to the American Medical Association and the American Bar Association. This diverse blend of industry influences has helped Chicago emerge as a major player in verticals like fintech, biotechnology, legal tech, e-commerce and logistics technology. It’s also a major hiring center for tech companies on both coasts.

Key Facts About Chicago Tech

  • Number of Tech Workers: 245,800; 5.2% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: McDonald’s, John Deere, Boeing, Morningstar
  • Key Industries: Artificial intelligence, biotechnology, fintech, software, logistics technology
  • Funding Landscape: $2.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Pritzker Group Venture Capital, Arch Venture Partners, MATH Venture Partners, Jump Capital, Hyde Park Venture Partners
  • Research Centers and Universities: Northwestern University, University of Chicago, University of Illinois Urbana-Champaign, Illinois Institute of Technology, Argonne National Laboratory, Fermi National Accelerator Laboratory

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account