Micron Technology Logo

Micron Technology

Intern - HBM SoC Physical Design Engineer

Posted One Month Ago
Be an Early Applicant
In-Office
Folsom, CA
39K-50K Hourly
Internship
In-Office
Folsom, CA
39K-50K Hourly
Internship
Supports physical implementation of HBM SoC design blocks, including floorplanning, placement, clock tree synthesis, routing, optimization, timing closure, and physical verification. Analyzes timing, power, area, congestion, and signoff results while developing automation scripts and workflows using Python, Tcl, shell scripting, and AI-assisted tools. Collaborates with architecture, RTL, verification, DFT, and signoff teams on next-generation memory designs.
The summary above was generated by AI
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
The HBM Physical Design team is responsible for implementing advanced High Bandwidth Memory (HBM) SoC and base die designs that enable next-generation AI, high-performance computing, and data center solutions. The team collaborates across architecture, RTL, verification, DFT, and signoff engineering to deliver high-performance, power-efficient silicon while developing innovative design methodologies and automation solutions.
As an SoC Physical Design Intern on the HBM team, you will work alongside experienced engineers to support the implementation of advanced HBM SoC designs. You will gain hands-on experience with physical design methodologies, timing analysis, signoff flows, and automation while contributing to the development of next-generation memory products that power AI and high-performance computing applications.
Responsibilities
  • Support the physical implementation of SoC design blocks, including floorplanning, placement, clock tree synthesis, routing, and physical optimization activities.
  • Analyze timing, power, area, congestion, and physical verification results to find opportunities for design improvement and optimization.
  • Assist with static timing analysis, timing closure, and debugging across multiple operating modes and process corners.
  • Develop and enhance automation tools, scripts, reports, and workflows using Python, Tcl, shell scripting, and AI-assisted solutions.
  • Collaborate with multi-functional engineering teams to document results, participate in design reviews, and present technical findings.

Minimum Qualifications
  • 0-2 years of relevant experience through internships, research, coursework, or academic projects in ASIC design, VLSI, digital IC design, computer architecture, or physical design.
  • Currently pursuing a Master's degree in Electrical Engineering, Computer Engineering, or a related technical field.
  • Knowledge of ASIC design flow concepts, including synthesis, place-and-route, static timing analysis, and physical verification.
  • Understanding of timing fundamentals such as setup/hold analysis, clock skew, timing constraints, and critical path analysis.
  • Experience with programming or scripting languages such as Python, Tcl, Perl, and/or Shell.
  • Strong analytical, problem-solving, communication, and teamwork skills.
  • Familiarity with AI-enabled tools and large language models (LLMs) such as Copilot, Claude, or similar technologies.

Preferred Qualifications
  • Experience through coursework, research, or internships with RTL-to-GDSII implementation flows.
  • Familiarity with industry-standard EDA tools such as Cadence Innovus/Tempus, Synopsys ICC2/PrimeTime, Siemens Calibre, or equivalent platforms.
  • Knowledge of multi-mode, multi-corner timing analysis, power intent methodologies, power delivery networks, or IR/EM analysis.
  • Understanding of DRC, LVS, parasitic extraction, signal integrity, clock tree synthesis, or congestion analysis concepts.
  • Experience developing automation solutions, dashboards, or engineering workflows using Python, Tcl, or related scripting languages.
  • Interest in HBM, DRAM, advanced packaging, memory-centric SoCs, or high-performance digital design.

The US base salary range that Micron Technology estimates it could pay for this full-time position is:
$38.84 - $50.24 an hour
Additional compensation may include benefits, bonuses and equity.
Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Similar Jobs at Micron Technology

4 Hours Ago
In-Office
103K-210K Annually
Mid level
103K-210K Annually
Mid level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Implement advanced HBM SoC logic and base-die designs from netlist to GDSII. Responsibilities include floorplanning, placement, clock-tree synthesis, routing, timing closure, IP integration, physical signoff, power integrity, DFT coordination, tape-out execution, post-silicon analysis, and workflow automation. The engineer collaborates with RTL, verification, packaging, manufacturing, and other cross-functional teams while improving PPA and enabling AI-driven design workflows.
Top Skills: Ai-Enabled WorkflowsCadence InnovusCadence TempusCpfDftDrcEdaErcGdsiiLvsMbistMmmcSdcSiemens CalibreStaSynopsys Icc2Synopsys PrimetimeUpf
4 Hours Ago
In-Office
181K-308K Annually
Expert/Leader
181K-308K Annually
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Develop and lead firmware and embedded software for next-generation custom HBM products. Responsibilities include analyzing requirements, architecting and implementing driver, validation, manufacturing, test, and production firmware, using FPGA prototyping, supporting silicon bring-up and debug, and collaborating across hardware, RTL, verification, architecture, and customer teams. The role requires expertise in memory technologies, low-level firmware, high-speed interfaces, reliability features, AI datacenter systems, and AI-assisted development workflows.
Top Skills: Ai/MlDramEmbedded SoftwareFirmwareFpgaGenaiHbmJedec StandardsMemory ControllersNandPhyRtlSoc
Yesterday
In-Office
79K-175K Annually
Entry level
79K-175K Annually
Entry level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Design and integrate digital RTL and subsystems for high-bandwidth memory SoCs. Collaborate on microarchitecture, interfaces, simulation, synthesis, timing, CDC analysis, debugging, and design reviews. Evaluate power, performance, area, and timing tradeoffs while developing automation and AI-assisted workflows to improve semiconductor design and verification productivity.
Top Skills: Agentic AiAsicClock-Domain Crossing AnalysisCxlDdrFormal VerificationFpgaGenerative AiHbmIndustry-Standard Eda ToolsLarge Language ModelsLpddrPcieRtlSimulationSocStatic Timing AnalysisSynthesisSystemverilogUvmVerilogVhdl

What you need to know about the Chicago Tech Scene

With vibrant neighborhoods, great food and more affordable housing than either coast, Chicago might be the most liveable major tech hub. It is the birthplace of modern commodities and futures trading, a national hub for logistics and commerce, and home to the American Medical Association and the American Bar Association. This diverse blend of industry influences has helped Chicago emerge as a major player in verticals like fintech, biotechnology, legal tech, e-commerce and logistics technology. It’s also a major hiring center for tech companies on both coasts.

Key Facts About Chicago Tech

  • Number of Tech Workers: 245,800; 5.2% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: McDonald’s, John Deere, Boeing, Morningstar
  • Key Industries: Artificial intelligence, biotechnology, fintech, software, logistics technology
  • Funding Landscape: $2.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Pritzker Group Venture Capital, Arch Venture Partners, MATH Venture Partners, Jump Capital, Hyde Park Venture Partners
  • Research Centers and Universities: Northwestern University, University of Chicago, University of Illinois Urbana-Champaign, Illinois Institute of Technology, Argonne National Laboratory, Fermi National Accelerator Laboratory

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account