Similar Jobs
.png)
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.
Tenstorrent is looking for seasoned Physical Design Flow Engineers to develop implementation flows and methodologies for high-performance, low-power designs on advanced technology nodes, with focus on improving Power, Performance, and Area (PPA) in taped-out designs for its next gen products.
This role is hybrid, based out of Santa Clara, CA, Fort Collins, CO or Austin, TX.
We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.
Who You Are
- You have a BS/MS in Electrical or Computer Engineering, or equivalent experience, with 5+ years in Physical Design and CAD methodology development.
- You have a strong track record of building implementation flows for high-performance, low-power designs on advanced nodes and delivering measurable PPA improvements in silicon.
- You are hands-on with industry-standard EDA tools such as Fusion Compiler across synthesis, place-and-route, static timing analysis, and signoff closure.
- You are proficient in hierarchical design flows, physical design verification, and scripting in Tcl, Python, or Perl to improve automation, robustness, and efficiency.
What We Need
- Lead and contribute to cross-functional efforts that solve complex physical design challenges across multiple IPs, projects, and technology nodes.
- Develop and maintain RTL-to-GDS methodologies covering floorplanning, synthesis, place-and-route, static timing analysis, signoff, and chip assembly.
- Optimize EDA tools, flows, and custom CAD solutions to improve PPA, runtime, automation, and overall engineering productivity.
- Partner closely with physical verification, RC extraction, timing, and DFT teams while driving innovative ML-based approaches to design optimization.
What You Will Learn
- How advanced AI and high-performance silicon products across multiple IPs and nodes shape physical design methodology choices.
- How to architect and scale end-to-end RTL-to-GDS flows while balancing PPA, runtime, and schedule in a fast-moving environment.
- Best practices for integrating implementation, signoff, PV/EMIR, RC extraction, STA, and DFT into a unified, high-yield methodology.
- How to apply data-driven and ML-based techniques to flow optimization and influence EDA vendor roadmaps based on real production needs.
Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.
Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.
This position requires access to technology that requires a U.S. export license for persons whose most recent country of citizenship or permanent residence is a U.S. EAR Country Groups D:1, E1, or E2 country.
This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.
What you need to know about the Chicago Tech Scene
Key Facts About Chicago Tech
- Number of Tech Workers: 245,800; 5.2% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: McDonald’s, John Deere, Boeing, Morningstar
- Key Industries: Artificial intelligence, biotechnology, fintech, software, logistics technology
- Funding Landscape: $2.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Pritzker Group Venture Capital, Arch Venture Partners, MATH Venture Partners, Jump Capital, Hyde Park Venture Partners
- Research Centers and Universities: Northwestern University, University of Chicago, University of Illinois Urbana-Champaign, Illinois Institute of Technology, Argonne National Laboratory, Fermi National Accelerator Laboratory
